

An improved BPSK demodulator for the 1.2Mbit/s packet-radio RTX

Matjaž Vidmar, S53MV

1. PSK demodulator design and performance

Efficient data transmission requires efficient modulation and demodulation techniques, both for terrestrial radio links and for satellite communications. Unfortunately, most amateur transmissions still use rather inefficient FSK modulation. Although an incoherent FM transceiver may look simpler than a coherent PSK transceiver, the practical implementation of either design is equally demanding.

Coherent PSK becomes really necessary at data rates above about 100kbit/s, where the power and spectral inefficiency of incoherent FSK severely limits the performance even for short-range terrestrial links. The simplest form of coherent PSK is Bi-phase PSK or BPSK. The latter is very suitable for amateur packet-radio links.

Coherent BPSK was successfully tested already a few years ago in 1.2Mbit/s packet-radio links as described in [1]. The only disadvantage were relatively complicated 13cm BPSK transceivers, as described in [3] or [5]. In fact only the double-conversion 13cm BPSK receiver is complicated and requires lots of shielding and a complicated tuning procedure. On the other hand, it is always possible to design a direct-modulation BPSK transmitter without any frequency conversions or other complicated signal processing.




Figure 1 - Zero-IF receiver block diagram.

The receiver radio-frequency hardware can be much simplified using a Zero-IF design as shown on figure 1. On the other hand, a Zero-IF receiver requires more complex IF signal processing. Since the latter is performed at relatively low frequencies, it only requires simple and inexpensive hardware. BPSK or QPSK demodulation simply requires an additional phasor rotation to compensate for the frequency and phase offset of the receiver local oscillator.




Figure 2 - Costas-loop BPSK demodulator with rotating switches.

A very successful 23cm Zero-IF BPSK transceiver design for 1.2Mbit/s was presented in [2], [4], [6] or [7]. This transceiver uses a Costas-loop BPSK demodulator. The phasor rotation is achieved with a pair of rotating, analog CMOS switches, while the feedback loop is built as a digital PLL, as shown on figure 2. This design results in inexpensive and highly reproducible hardware with no tuning points.

The measured bit-error rate performance of the described demodulator is compared to the theoretical performance of a BPSK demodulator on figure 3. The performance loss amounts to about 3...4dB and has many sources. About 0.7dB loss is caused by rotating the phasor in 16 discrete steps instead of a continuous phase adjustment. Less-than-ideal IF filtering accounts for at least 1dB of performance loss.

Additional performance loss is caused by the switching transients caused by the analog CMOS switches and the non-ideal IF frequency response: the IQ dual IF amplifier can not be DC coupled for many practical reasons. The effects of the latter are particularly noticeable with longer pseudo-random test sequences.




Figure 3 - Measured BPSK demodulator performance.

With long test sequences, the performance of the demodulator may be even worse than shown on figure 3 in the particular case when the receiver LO frequency matches the transmitter frequency within a few kHz. In this particular case, the rotating switches toggle between two neighbor positions most of the time thus increasing the effects of switching glitches. The IF signal itself includes an increased DC component, corrupted by the AC-coupled dual IF amplifier.

In this article, an improved BPSK demodulator is described that is completely compatible with the 23cm BPSK transceiver from [2], [4], [6] or [7]. The new demodulator completely solves the problem of switching transients and requires a lower gain IF amplifier, thus reducing the signal distortion. Finally, the new demodulator actually requires less components resulting in a simpler and cheaper circuit.

2. Improved BPSK demodulator

The operation of the new BPSK demodulator is also based on a phasor rotator with rotating switches with a block diagram similar to figure 2. The main difference from figure 2 is that the multiphase network drives a number of limiting amplifiers. The rotating switches are digital selectors and the switching transients can be removed easily with D-flip-flops.

A phasor rotation in 16 discrete steps requires 16 limiting amplifiers and 16-position switches. The actual hardware can be much simplified by considering that the second group of 8 limiting amplifiers provides just an inverted replica of the signals from the first group of 8 limiting amplifiers. Therefore just 8 limiting amplifiers are required in the practical implementation, followed by 8-position switches and finally EXOR gates to flip the phase of the signals when required.




Figure 4 - Analog part of the demodulator: 8-phase limiting IF.

The analog part of the new BPSK demodulator is shown on figure 4. The IF signals I and Q and their inverted replicas, AC coupled from the dual IF amplifier,

drive a resistor network. Eight LM311 comparators are used as limiting amplifiers. Taps on the resistor network are selected to obtain eight signals with phases of 0, 22.5, 45, 67.5, 90, 112.5, 135 and 157.5 degrees.




Figure 5 - Digital part of the demodulator: digital Costas loop.

The digital part of the new BPSK modulator is shown on figure 5. Two 74HC151 multiplexers are used as rotating switches, operated with an offset of 90 degrees. The output signal phase can be further flipped with EXOR gates (74HC86 pins 1,2,3 and 4,5,6) before the switching glitches are removed with the 74HC174 D-flip-flops. An EXOR gate (74HC86 pins 11,12,13) is also used to perform the signal multiplication, required for the feedback in a Costas loop.

The bidirectional counter is identical to the one used in the old BPSK demodulator and is built with two 74HC191 devices. The overall circuit was found to operate reliably up to clock frequencies of 20MHz. Since any switching glitches are completely removed by the D-flip-flops, the actual clock frequency can be increased from 6.144MHz to 14.3MHz, resulting in an increase of the carrier capture range from +/-24kHz up to about +/-56kHz.




Figure 6 - Demodulator printed-circuit board, component side.




Figure 7 - Demodulator printed-circuit board, solder side.

The new BPSK demodulator is built on a double-sided printed-circuit board with the dimensions of 60mmX120mm. The component (top) side of the printed-circuit board is shown on figure 6 while the solder (bottom) side is shown on figure 7. The corresponding component location is shown on figure 8. The new BPSK demodulator has exactly the same dimensions and same electrical connections as the old one thus allowing a direct replacement of the old circuit.




Figure 8 - Demodulator component location.

Besides removing switching transients, the new demodulator has a much improved input sensitivity and dynamic range. The new demodulator will operate without any performance degradation with the input signals in the range from 30mVpp up to 3Vpp, corresponding to a dynamic range of 40dB. On the other hand, the old BPSK demodulator with the 74HC4067 analog switches required signals between 1Vpp and 3Vpp, corresponding to a dynamic range of only 10dB.

3. Modification of the Zero-IF amplifier

The new BPSK demodulator on its own does not bring much improvement to the receiver performance, since most of the signal degradation occurs in the IQ dual IF amplifier. Thanks to its improved sensitivity and dynamic range, the new BPSK demodulator requires less gain in the IF strip and has much released AGC requirements. Of course, the IQ dual IF amplifier has to be modified or better completely rebuilt to make use of the improved demodulator.




Figure 9 - Modified IQ dual IF amplifier.

The simplest solution is to modify the original IF amplifier as shown on figure 9. The original amplifier has three dual stages, while the new demodulator only requires a single dual IF amplifier stage with a common AGC. Thanks to the improved dynamic range of the demodulator, the AGC remains inactive at low signal levels thus minimizing the signal distortion.

The modified IQ dual IF amplifier can be built on the same printed-circuit board as presented in the original article [2], [4], [6] or [7]. Of course, only the components of first stage are installed, while the second and the third stage are simply bridged to the output symmetrical drivers. The values of some components are changed too. In particular the power-supply decoupling must be improved due to the lower signal levels required by the new BPSK demodulator.




Figure 12 - New dual IF amplifier component location.

Finally, it is recommended to apply some small modifications also to the quadrature IQ mixer module of the receiver, in particular to the input coupling of both IF preamplifiers. For clarity, figure 13 shows the modification of one of the two IF preamplifiers. First, the two quarter-wavelength chokes L19 and L20 on the original circuit diagram should be replaced with 47uH chokes to improve the rejection of out-of-band signals. Second, the coupling capacitors should be decreased from 4.7uF down to just 1uF to speed-up the receiver recovery after an input overload.




Figure 13 - Modification of the IF preamp.

4. Practical applications of the BPSK radios




Figure 14 - Photo of the improved BPSK demodulator.

The described Zero-IF strip and BPSK demodulator represent a further improvement to the already successful BPSK megabit packet-radio transceiver. Besides the improved performance, the modules shown on figures 14 and 15 also feature a reduced circuit complexity and component count. Both modules were also tested successfully in a 13cm version of the Zero-IF BPSK transceiver to be published in a future article.





Figure 15 - Photo of the new IQ dual IF amplifier.

In order to increase the throughput of a packet-radio network, besides increasing the transmission speed it is also necessary to increase the frame length beyond the standard limit of 256 bytes. The current choice is 1500 bytes to transport standard IP frames without fragmentation and is already implemented in the megabit TNC shown in [8] or [9].

radiation environment like space. The described BPSK demodulator can be easily modified for lower data rates, including the 153.6kbit/s BPSK "RUDAK" output from AO-40.



References:

- [1] Matjaž Vidmar: "1.2Mbit/s SuperVozelj packet-radio node system", Scriptum der Vortraege, 40. Weinheimer UKW Tagung, Weinheim, Germany, 16-17 September 1995, pages 240-252.
- [2] Matjaz Vidmar: "23cm PSK Packet-radio TRX for 1.2Mbit/s user access", Scriptum der Vortraege, 41. Weinheimer UKW Tagung, Weinheim, Germany, 21-22 September 1996, pages 25.1-25.15.
- [3] Matjaž Vidmar: "13cm PSK Transceiver for 1.2Mbit/s Packet Radio", 15th ARRL and TAPR DIGITAL COMMUNICATIONS CONFERENCE, Seattle, Washington, USA, September 20-22, 1996, pages 145-175.
- [4] Matjaž Vidmar: "23cm PSK Packet-Radio RTX for 1.2Mbit/s User Access", 15th ARRL and TAPR DIGITAL COMMUNICATIONS CONFERENCE, Seattle, Washington, USA, September 20-22, 1996, pages 176-202.
- [5] Matjaž Vidmar: "13cm PSK Transceiver for 1.2Mbits/s Packet Radio", Part-1, VHF-Communications 3/1996, pages 130-147. Part-2, VHF-Communications 4/1996, pages 194-205.
- [6] Matjaž Vidmar: "23-cm-Packet-Radio-Transceiver fuer 1.2-Mbit/s-Benutzerzugriffe", Part-1, AMSAT-DL Journal 3/1996, pages 42-44. Part-2, AMSAT-DL Journal 4/1996, pages 11-26.
- [7] Matjaž Vidmar: "23cm PSK Packet Radio Transceiver for 1.2Mbit/s User access", VHF-Communications 2/1997, pages 74-96.
- [8] Matjaž Vidmar: 'A simple TNC for megabit packet-radio links', Skriptum der Vortraege, 45. Weinheimer UKW Tagung, Weinheim, Germany, 9-10 September 2000, pages 28.1-28.19.
- [9] Matjaž Vidmar: "A simple TNC for megabit packet-radio links", VHF-Communications 3/2000, pages 137-151.

* * *